Helen and John C. Hartmann Department of Electrical and Computer Engineering
New Jersey Institute of Technology

ECE 451 – Advanced Computer Architecture I (3 credits, 3 contact hours) Instructor: Bipin Rajendran; email: bipin@njit.edu; Tel.: 973-596-3516


Course Description:
Focuses on advanced concepts in computer systems design, and the interaction between hardware and software components at various levels (i.e., hardware/software co-design). Introduces common performance measures used by hardware and software designers to facilitate comparative analysis. Main topics are: advanced pipelining, good instruction sets, CISC and RISC microprocessors, introduction to parallel computing, and a brief historical survey of computer designs.

Prerequisite: ECE 353  Corequisite: none

Specific course learning outcomes (CLO):

The student will be able to:
1. Understand advanced concepts in computer systems design, and explain the interaction between hardware and software components at various levels
2. Understand and utilize the common performance measures used by hardware and software designers to facilitate comparative analysis;
3. Quantitatively evaluate and compare design of advanced pipelining, good instruction sets, CISC and RISC microprocessors, and parallel computing systems;
4. Understand the historical context of computer system designs and future trends.

Relevant student outcomes (ABET criterion 3):

1. an ability to identify, formulate, and solve complex engineering problems by applying principles of engineering, science, and mathematics CLO 1-3
2. an ability to apply engineering design to produce solutions that meet specified needs with consideration of public health, safety, and welfare, as well as global, cultural, social, environmental, and economic factors (CLO 4)
3. an ability to communicate effectively with a range of audiences and use engineering judgment to draw conclusions (CLO 3, 4)
4. an ability to acquire and apply new knowledge as needed, using appropriate learning strategies (CLO 1-4).

Computer assisted design and course specific software:
SPIM, VHDL
<table>
<thead>
<tr>
<th>Tentative Course Schedule</th>
<th>Weeks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction, Instruction Set Architecture</td>
<td>1</td>
</tr>
<tr>
<td>SPIM, SimpleScalar demo</td>
<td>2</td>
</tr>
<tr>
<td>Computer Arithmetic</td>
<td>3-4</td>
</tr>
<tr>
<td>Performance evaluation</td>
<td>5</td>
</tr>
<tr>
<td>CPU datapath and control</td>
<td>6-7</td>
</tr>
<tr>
<td>Pipelining</td>
<td>8-9</td>
</tr>
<tr>
<td>Memory Hierarchy</td>
<td>10-11</td>
</tr>
<tr>
<td>I/O Design</td>
<td>12-13</td>
</tr>
<tr>
<td>Parallel computing and Multiprocessors</td>
<td>14</td>
</tr>
</tbody>
</table>

**Grading policy:** Homework + Quizzes & Class Participation - 20%, Programming assignments/mini-projects - 25%, Midterm Exam - 25%, Final Exam - 30%

**Homeworks and projects**
SPIM and VHDL based simulations of computer architecture modules and concepts

**Updates and Assignments** to be distributed via Moodle

**Office hours, recitations and group studies:** By appointment

**Honor Code:** The NJIT Honor Code will be upheld; any violations will be brought to the immediate attention of the Dean of Students.

**Office:** ECE Bldg., Room 327

**Prepared by:** B. Rajendran