ECE 394-002: Digital Systems Lab (0-3-1)

Instructor: John Carpinelli, 315 ECEC, (973) 596-3536
e-mail: carpinelli@njit.edu, home page: http://web.njit.edu/~carpinel/

Office hours: Tuesdays and Fridays 10:00-11:20, or by appointment
Meeting times: Wednesdays 11:30-2:20, FMH 204A


All components needed to perform the experiments in this course are included in the ECE labs kit that students have obtained for use in previous lab courses. Spare parts are available for purchase from the IEEE store.

Description: Experiments emphasize digital design from basic electronic circuits to complex logic. Topics include switching speed, basic sequential circuits, the arithmetic/logic unit, and computer memories.

Course Outcomes:
1) The student will be able to design and construct combinatorial circuits using discrete logic gates.
2) The student will be able to design and construct sequential circuits using flip-flops.
3) The student will be able to design and construct more complex digital circuits using more complex digital components, including shift registers, counters, memory, and ALUs.
4) The student will be able to use CAD tools to program PLDs to implement combinatorial and sequential digital designs.
5) The students will be able to communicate their designs via written laboratory reports documenting the results of the lab experiments.
6) The student will be able to work in teams enhancing skills in leadership and contribution to a team.

Student Outcomes:
2) an ability to apply engineering design to produce solutions that meet specified needs with consideration of public health, safety, and welfare, as well as global, cultural, social, environmental, and economic factors (CLO 1, 2, 3, 4)
3) an ability to communicate effectively with a range of audiences (CLO 5, 6)
6) an ability to develop and conduct appropriate experimentation, analyze and interpret data, and use engineering judgment to draw conclusions (CLO 1, 2, 3)
Course Schedule:

<table>
<thead>
<tr>
<th>Week</th>
<th>Experiment</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-2</td>
<td>1</td>
<td>Logic Gates and Logic Families</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>Combinatorial Circuits</td>
</tr>
<tr>
<td>4-5</td>
<td>3</td>
<td>Sequential Circuits</td>
</tr>
<tr>
<td>6</td>
<td>4</td>
<td>Shift Registers</td>
</tr>
<tr>
<td>7</td>
<td>5</td>
<td>Gate Function Detector</td>
</tr>
<tr>
<td>8</td>
<td>6</td>
<td>Counters</td>
</tr>
<tr>
<td>9</td>
<td>7</td>
<td>Memory and ALU</td>
</tr>
<tr>
<td>10-13</td>
<td>8</td>
<td>Project: 4-bit RPN Calculator</td>
</tr>
<tr>
<td>14</td>
<td>8</td>
<td>Project Presentations</td>
</tr>
</tbody>
</table>

Grading Policy:

- Experiments 1-7 10% each
  - Prelab: 30% (individual) (70% total)
  - Demo: 20%
  - Lab Report: 50% (group)

- Final Project (Experiment 8) 30%
  - Prelab: 20% (individual)
  - Demo: 20%
  - Presentation: 20%
  - Lab Report: 40% (group)

Notes:

- Prelabs are due by the beginning of class in the first week in which an experiment is being performed. No prelab is required for Experiment #1.
- Individual effort will be considered in grading of all items. Team work is vital to success.

Honor Code: The NJIT Honor Code will be upheld, and any violations will be referred to the Dean of Students.