Helen and John C. Hartmann Department of Electrical and Computer Engineering New Jersey Institute of Technology

ECE 353-001:	Computer	Organization	andArchitecture	(3-0-3)

Instructor:	John Carpinelli, 315 ECEC, (973) 596-3536 email: carpinelli@njit.edu, home page: http://web.njit.edu/~carpinel/		
Pre-requisite:	ECE 252		
Text:	Computer Systems Organization and Architecture, Addison-Wesley, John D. Carpinelli, Boston, MA, 2001, ISBN # 0-201-61253-4.		
Description:	This course emphasizes the hardware design of computer systems. Topics include register transfer logic, central processing unit design, microprogramming, ALU design, pipelining, vector processing, micro-coded arithmetic algorithms, I/O organization, memory organization and multiprocessing.		
Course Outcomes:	 The student will be able to design the instruction set architecture for a processor to meet specific computer requirements. The student will be able to evaluate the tradeoffs in the design of an instruction set architecture and the processor that implements it. The student will be able to design a system to meet a given specification using register transfer language. The student will be able to design a basic CPU given the instruction set architecture using either hardwired or microcoded control. The students will be able to design a hierarchical memory system to meet a given specification. The student will be able to design an I/O system to meet a given specification. 		
Student Outcomes:	 an ability to identify, formulate, and solve complex engineering problems by applying principles of engineering, science, and mathematics (CLO 1-5) an ability to apply engineering design to produce solutions that meet specified needs with consideration of public health, safety, and welfare, as well as global, cultural, social, environmental, and economic factors (CLO 2-4, 6) an ability to develop and conduct appropriate experimentation, analyze and interpret data, and use engineering judgment to draw conclusions (CLO 4-6) 		

Course Schedule:

Week	Торіс
1	Instruction Set Architectures
2	Basic Computer Organization
3,4	Register Transfer Languages
4,5	CPU Design - Hardwired Control, <i>Test #1</i>
6,7	Microsequencers Control Unit Design
8,9	Computer Arithmetic, <i>Test #2</i>
10,11	Memory Organization
11,12	I/O Organization
13	RISC Processing, <i>Test #3</i>
14	Parallel Processing

Homeworks/Quizzes	10%
3 Tests @ 15/20/25%	60%
Final Exam	30%
	Homeworks/Quizzes 3 Tests @ 15/20/25% Final Exam

Honor Code: The NJIT Honor Code will be upheld, and any violations will be referred to the Dean of Students for disciplinary action.