Department of Electrical and Computer Engineering
New Jersey Institute of Technology

ECE 451 - Computer Systems Design (3 credits, 3 contact hours)

Instructor: Bipin Rajendran; email: bipin@njit.edu; Tel.: 973-596-3516


Course Description:
Focuses on advanced concepts in computer systems design, and the interaction between hardware and software components at various levels (i.e., hardware/software co-design). Introduces common performance measures used by hardware and software designers to facilitate comparative analysis. Main topics are: advanced pipelining, good instruction sets, CISC and RISC microprocessors, introduction to parallel computing, and a brief historical survey of computer designs.

Prerequisite: ECE students - ECE 353, instructor permission  Corequisite: none

Specific course learning outcomes (CLO): The student will be able to
1. Understand advanced concepts in computer systems design, and explain the interaction between hardware and software components at various levels
2. Understand and utilize the common performance measures used by hardware and software designers to facilitate comparative analysis;
3. Quantitatively evaluate and compare design of advanced pipelining, good instruction sets, CISC and RISC microprocessors, and parallel computing systems;
4. Understand the historical context of computer system designs and future trends.

Relevant student outcomes (ABET criterion 3):
(a) an ability to apply knowledge of mathematics, science, and engineering (CLO 1, 2, 3)
(b) an ability to design and conduct experiments, as well as to analyze and interpret data (CLO 2, 3)
(c) an ability to design a system, component, or process to meet desired needs within realistic constraints such as economic, environmental, social, political, ethical, health and safety, manufacturability, and sustainability (CLO 2, 3, 4)
(g) an ability to communicate effectively (CLO 4)
(h) the broad education necessary to understand the impact of engineering solutions in a global, economic, environmental, and societal context (CLO 4)
(i) a recognition of the need for, and an ability to engage in life-long learning (CLO 1, 2, 3, 4)
(j) a knowledge of contemporary issues (CLO 3, 4)
(k) an ability to use the techniques, skills, and modern engineering tools necessary for engineering practice (CLO 3, 4).

Computer assisted design and course specific software:
SPIM, VHDL

This course outline serves to provide a big picture of the course. Instructional materials such as textbooks, individual topics, and grading policy are subject to revision and changes by individual instructors.
This course outline serves to provide a big picture of the course. Instructional materials such as textbooks, individual topics, and grading policy are subject to revision and changes by individual instructors.

<table>
<thead>
<tr>
<th>Tentative Course Schedule</th>
<th>Weeks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction, Instruction Set Architecture</td>
<td>1</td>
</tr>
<tr>
<td>SPIM, SimpleScalar demo</td>
<td>2</td>
</tr>
<tr>
<td>Computer Arithmetic</td>
<td>3-4</td>
</tr>
<tr>
<td>Performance evaluation</td>
<td>5</td>
</tr>
<tr>
<td>CPU datapath and control</td>
<td>6-7</td>
</tr>
<tr>
<td>Pipelining</td>
<td>8-9</td>
</tr>
<tr>
<td>Memory Hierarchy</td>
<td>10-11</td>
</tr>
<tr>
<td>I/O Design</td>
<td>12-13</td>
</tr>
<tr>
<td>Parallel computing and Multiprocessors</td>
<td>14</td>
</tr>
</tbody>
</table>

**Grading policy:** Homework + Quizzes & Class Participation - 20%, Programming assignments/mini-projects - 25%, Midterm Exam - 25%, Final Exam - 30%

**Homeworks and projects**
SPIM and VHDL based simulations of computer architecture modules and concepts

**Updates and Assignments** to be distributed via Moodle

**Office hours, recitations and group studies:** By appointment

**Honor Code:** The NJIT Honor Code will be upheld; any violations will be brought to the immediate attention of the Dean of Students.

**Office:** ECE Bldg., Room 327

**Prepared by:** B. Rajendran